

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) **EP 1 085 521 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
**21.03.2001 Bulletin 2001/12**

(51) Int. Cl.<sup>7</sup>: **G11C 16/22**, G11C 16/20,  
G11C 8/00, G06F 12/14

(21) Application number: **00105982.3**

(22) Date of filing: **24.03.2000**

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE**  
Designated Extension States:  
**AL LT LV MK RO SI**

(30) Priority: **17.09.1999 JP 26442999**

(71) Applicant: **FUJITSU LIMITED**  
**Kawasaki-shi, Kanagawa 211-8588 (JP)**


(72) Inventor:  
**Ichikawa, Takaaki,**  
**Fujitsu Limited**  
**Kawasaki-shi, Kanagawa, 211-8588 (JP)**

(74) Representative:  
**Seeger, Wolfgang, Dipl.-Phys.**  
**Georg-Hager-Strasse 40**  
**81369 München (DE)**

(54) **Non-volatile semiconductor memory**

(57) A non-volatile semiconductor memory includes a certification data storage portion storing certification data, a password storage portion storing a password, a decision circuit deciding whether a password included in an address signal is identical to the password stored in the password storage portion, and an output control portion controlling readout of the certification data from the certification data storage portion according to a decision by the decision circuit.

**FIG. 1**



**EP 1 085 521 A1**

## Description

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

**[0001]** The present invention relates to semiconductor memories and in particular to non-volatile semiconductor memories having a security function.

#### 2. Description of the Related Art

**[0002]** A conventional non-volatile semiconductor memory with a security function has an OTP (One Time Program or Protect) region where a password, an ID number and the like are stored, and programmed data cannot be rewritten semi-permanently. Therefore an illegal rewrite, for example whereby the data programmed previously in OTP region are rewritten with information from other devices by an illegal user, is prevented.

**[0003]** However, on the access to this region; only the rewrite is impossible and the readout operation is possible for all users. Accordingly, since the data settled in the region can be read out by an illegal user, there is a serious problem in respect to the security.

**[0004]** Therefore, it seems to be most effective to forbid the readout of the data in the above OTP region by unauthorized users, thus preventing the above illegal copying. However, a method using a password is generally proposed as a way to forbid the readout of the data. In this method, it is decided in the device whether the password is correct or not when a user inputs a password before he accesses the desired data. Then the access is forbidden if it is decided that the password is not correct. On the other hand, the access is permitted if it is decided that the password is correct.

**[0005]** However, a problem in the above method using a password is that the password is broken easily. Namely if a password with 8 bits is used for example, there are only 256 possible combinations that can be used as the password. In such a case, an illegal user can break the password easily by trying to input all the combinations in turn.

**[0006]** Hence, if we try to use a more complicated password having more bits, it is required that a semiconductor memory has an extremely large circuit size. As seen above, when the conventional security method is applied to semiconductor memories, a trade-off between complexity of the password and the circuit size is necessary.

### SUMMARY OF THE INVENTION

**[0007]** It is a general object of the present invention to provide a novel and useful non-volatile semiconductor memory wherein the foregoing problems are eliminated.

**[0008]** A more specific object of the present inven-

tion is to provide a non-volatile semiconductor memory having a more effective security function.

**[0009]** The above objects of the present invention are achieved by a non-volatile semiconductor memory including a certification data storage portion storing certification data, a password storage portion storing a password, a decision circuit deciding whether a password included in an address signal is identical to the password stored in the password storage portion, and an output control portion controlling readout of the certification data from said certification data storage portion according to a decision by said decision circuit.

**[0010]** According to the present invention, the non-volatile semiconductor memory can achieve an improved security function without increasing the circuit scale.

**[0011]** Other objects and further features of the present invention will become apparent from the following detailed description when read in conjunction with the attached drawings.

### BRIEF DESCRIPTION OF THE DRAWINGS

#### [0012]

FIG. 1 is a diagram showing a configuration of the non-volatile semiconductor memory according to an embodiment of the present invention;

FIGS. 2A-2D are timing charts for an explanation of the operation in OTP mode;

FIG. 3 is a diagram showing circuit configurations of Y gates, a password region and an OTP region in the non-volatile semiconductor memory shown in FIG. 1;

FIG. 4 is a diagram showing a configuration of the decision circuit shown in FIG. 1;

FIG. 5 is a diagram showing a configuration of the output control circuit shown in FIG. 1.

### DESCRIPTION OF THE PREFERRED EMBODIMENTS

**[0013]** Hereinafter, a non-volatile semiconductor memory with a normal operation mode and an OTP mode as a certification mode according to an embodiment of the present invention will be described with reference to the drawings. It should be noted that identical marks in the drawings indicate an identical or equivalent part.

**[0014]** FIG. 1 is a diagram showing a configuration of the non-volatile semiconductor memory according to an embodiment of the present invention. As shown in FIG. 1, the non-volatile semiconductor memory includes a decision circuit 1, an X decoder 3, a decoder 10, a Y decoder 4, Y gates 5,6, a main memory region 7, an OTP region 9, a password region 11, an output control circuit 12 and a random data generating circuit 20.

**[0015]** An X address A0~An+m and a Y address

are input to the X decoder 3 and the Y decoder 4 respectively. An OTP control signal is input to the decoder 10. The Y gates 5,6 are connected to the Y decoder 4, and the main memory region 7 is connected to the X decoder 3 and the Y gate 6. Furthermore, the OTP region 9, being connected to the X decoder 3 and joined to the main memory region 7, stores OTP data such as a password and an ID number. The password region 11, being connected to the decoder 10 and joined to the Y gate 5, stores a password. The output control circuit 12, being connected to the decision circuit 1 and joined to the Y gate 6, is supplied with an OTP control signal. The random data generating circuit 20 generates random data and supplies the random data to the output control circuit 12.

**[0016]** It should be noted that a rewrite on the stored OTP data is forbidden in the OTP region 9.

**[0017]** An outline of the operation of the above non-volatile semiconductor memory shown in FIG. 1 will be described below with reference to the timing charts of FIGS. 2A-2D.

**[0018]** As seen in FIG. 2A, the device operates in the normal operation mode when the OTP control signal is set to the low (L) level. In the normal operation mode, the device can read out and write in the desired data to the memory cell (not shown in drawings) in the main memory region 7 according to a X address  $A_0 \sim A_{n+m}$  and a Y address.

**[0019]** Next, as shown in FIG. 2A, when the OTP control signal is set to the high (H) level by a supplied external command and the like, the non-volatile semiconductor memory enters the OTP mode. In the OTP mode, it is certified that the password input by a user is identical to the previously stored password. At this time, as seen in FIGS. 2B and 2C, an OTP address with an X address  $A_0 \sim A_n$  and an Y address, and a password with an X address  $A_{n+1} \sim A_{n+m}$  are input simultaneously.

**[0020]** Hereupon, as shown in FIG. 1, the X address  $A_0 \sim A_n$  and the Y address are supplied to the X decoder 3 and the Y decoder 4 respectively. In addition, a password with a X address  $A_{n+1} \sim A_{n+m}$  is supplied to the decision circuit 1.

**[0021]** It should be noted that the X address  $A_{n+1} \sim A_{n+m}$  is used for appointing a memory block in the main memory region 7 and row address in the normal operation mode, however, the X address  $A_{n+1} \sim A_{n+m}$  is not used in an access to the OTP region 9 since the storage capacity of the OTP region 9 is extremely small compared to that of the main memory region 7. Hence, in the non-volatile semiconductor memory according to this embodiment, the X address  $A_{n+1} \sim A_{n+m}$ , which is not used in an access to the OTP region 9, is used for inputting a password from the outside.

**[0022]** The X address  $A_0 \sim A_n$  and the Y address are used as a row address and a column address respectively for addressing a memory cell in the main memory region 7 in the normal operation mode, and used for addressing a memory cell in the OTP region 9

in the OTP mode. In addition, the above Y address is also used as a column address for addressing the data to read out from the password region 11 in the OTP mode.

**[0023]** The decision circuit 1 compares an X address  $A_{n+1} \sim A_{n+m}$  input as a password from the outside with a password read out from the Y gate 5, and supplies a high-level output control signal to the output control circuit 12 when it is decided that the password input from the outside is correct. At this time, as shown in FIG. 2D, the output control circuit 12 outputs an OTP data read out from the OTP region 9.

**[0024]** On the other hand, a low-level output control signal is supplied to the output control circuit 12 by the decision circuit 1 when an incorrect password is input from the outside. Then, as seen in FIG. 2D, the output control circuit 12 outputs random data, being generated by the random data generating circuit 20, as dummy data.

**[0025]** FIG. 3 is a diagram showing circuit configurations of the Y gates 5,6, the password region 11 and the OTP region 9 in the non-volatile semiconductor memory shown in FIG. 1. It should be noted that the main memory region 7 is omitted in FIG. 3 for convenience.

**[0026]** As shown in FIG. 3, each Y gate 5,6 includes  $m$  sets of  $n+1$  transistors  $Tr$  that are arranged in a row, on the gates of which a column address (Y address)  $yd_0 \sim yd_n$  with  $n+1$  bits is supplied. Namely, the column address is shared when data are read out and written in on the password region 11 and the OTP region 9.

**[0027]** Further, since the device has the above configuration, a password  $Q_0 \sim Q_{m-1}$  with  $m$  bits is output from the Y gate 5 to the decision circuit 1, and a data  $D_0 \sim D_{m-1}$  with  $m$  bits is output from the Y gate 6 to the output control circuit 12.

**[0028]** The password region 11 has a memory cell array with the same configuration as that of the OTP region 9. To be more precise, the password region 11 includes non-volatile memory cells  $MC$  which are connected respectively between a transistor  $Tr$  in the Y gate 5 and a ground node, and the gates of which are connected to the wordline  $WL\_PASS$ . Then each bit line  $BLP$  included in the password region 11 is connected to the decision circuit via the Y gate 5.

**[0029]** The OTP region 9 includes non-volatile memory cells  $MC$  which are connected respectively between a transistor  $Tr$  in the Y gate 6 and a ground node, and the gates of which are connected respectively to any one of the wordlines  $WL\_OTP_0 \sim OTP_x$ . Then each bit line  $BLP$  included in the password region 11 is connected to the decision circuit via the Y decoder 5. Then, as shown in FIG. 3, each bit line  $BL$ , where the non-volatile memory cells  $MC$  are connected, is connected to the output control circuit 12 via the Y gate 6.

**[0030]** FIG. 4 is a diagram showing a configuration of the decision circuit 1 shown in FIG. 1. As shown in FIG. 4, the decision circuit 1 includes exclusive NOR cir-

cuits 13~15 and an AND circuit 16. Each exclusive NOR circuit 13~15 is supplied with a signal having a predetermined bit of the X address  $An+1 \sim An+m$  and a signal having a predetermined bit of the password  $Q0 \sim Qm-1$  output from the Y gate 5. The AND circuit 16 is supplied with signals output from the exclusive NOR circuits 13~15 and the OTP control signal, and outputs the output control signal.

**[0031]** FIG. 5 is a diagram showing a configuration of the output control circuit 12 shown in FIG. 1. As shown in FIG. 5, the output control circuit 12 includes an exclusive NOR circuit 17, an output node Nout, switching elements SW1, SW2, and an inverter INV. The exclusive NOR circuit 17 is supplied with the output control signal from the decision circuit 1 and the OTP control signal. The switching element SW1 is connected between the output node Nout and the Y gate 6, and is controlled according to the signal from the exclusive NOR circuit 17. The inverter INV inverts a signal supplied from the exclusive NOR circuit 17. The switching element SW2 is connected between the random data generating circuit 20 and the output node Nout, and is controlled according to the signal from the inverter INV. It should be noted that both of the above switching elements SW1, SW2 are made "on" by being supplied with a high-level signal, and made "off" by being supplied with a low-level signal.

**[0032]** Hereinafter, the operation of the above non-volatile semiconductor memory according to the embodiment of the present invention will be described in detail.

**[0033]** In the normal operation mode, as described above, the device can read out and write in the desired data to the memory cell (not shown in drawings) in the main memory region 7 according to a X address  $A0 \sim An+m$  and a Y address.

**[0034]** Then, since the OTP control signal is set to the low level in the normal operation mode, the output control signal output from the AND circuit 16 shown in FIG. 4 is also set to the low level. Therefore, the switching element SW1 has the on-state all the time since the output signal of the exclusive NOR circuit 17 shown in FIG. 5 is set to the high (H) level in the normal operation mode. Then, data  $D0 \sim Dm-1$  selected in the Y gate 6 is output from the output node Nout. It should be noted that the switching element SW2 has the off state constantly at this time.

**[0035]** Next, the decision circuit 1 has an enable state in the OTP mode where the OTP control signal is set from the low level to the high level because the OTP control signal is supplied to the AND circuit 16 as seen in FIG. 4. At this time, the wordline WL\_PASS included in the password region 11 is boosted to the level whereby the readout of data is possible. After the device enters this mode, the OTP address with a X address  $A0 \sim An$  and a Y address, and a password with a X address  $An+1 \sim An+m$  are input simultaneously to the device. Then, the X address  $A0 \sim An$  and the Y address

are supplied to the X decoder 3 and the Y decoder 4 respectively. In addition, the password with the X address  $An+1 \sim An+m$  is supplied to the decision circuit 1.

**[0036]** In the above, the memory cells MC1 which are arranged in the same column of the password region 11 are also selected simultaneously when the memory cells MC1 in the OTP region 9 are selected according to a high-level signal yd1 as seen in FIG. 3 for example. The reason is that the above Y address is also used as the column address for selecting data to read out from the password region 11 in the OTP mode. In this way, a data  $D0 \sim Dm-1$  with m bits is output as the OTP data from the OTP region 9 to the output control circuit 12, and a password  $Q0 \sim Qm-1$  with m bits is read out from the password region 11 to the decision circuit 1.

**[0037]** It should be noted that many passwords can be stored without enhancement of the chip area since non-volatile memory cells MC included in the password region 11 store a password corresponding to each column address supplied from the outside.

**[0038]** Then, the decision circuit 1 shown in FIG. 4 compares a X address  $An+1 \sim An+m$ , being input as a password from the outside, with a password  $Q0 \sim Qm-1$  having m bits read out from the password region 11.

**[0039]** To be more precise, the exclusive NOR circuit 13~15 decides whether the password  $Q0 \sim Qm-1$  is identical to every corresponding bit with the X address  $An+1 \sim An+m$ . Thus, a high-level output control signal is supplied to the output control circuit 12 by the AND circuit 16 only when the exclusive NOR circuit 13~15 decides that the password  $Q0 \sim Qm-1$  is identical on all corresponding bits with the X address  $An+1 \sim An+m$ .

**[0040]** The output control circuit 12 outputs data  $D0 \sim Dm-1$  read out from the OTP region 9 as seen in FIG. 2D since the switching element SW1 switches "on" according to a high-level output signal of the exclusive NOR circuit 17 shown in FIG. 5 when the output control circuit 12 is supplied with the high-level output control signal by the decision circuit 1.

**[0041]** On the other hand, the exclusive NOR circuit 17 is supplied with a low-level output control signal by the decision circuit 1 when an incorrect password is input from the outside. Then, the switching element SW1 switches "off" and the switching element SW2 switches "on" since an output signal of the exclusive NOR circuit 17 shown in FIG. 5 is set to the low level. Therefore, as seen in FIG. 2D, the output control circuit 12 outputs a random data generated by the random data generating circuit 20 as dummy data, being different from the proper data  $D0 \sim Dm-1$  read out from the OTP region 9.

**[0042]** On the above, another configuration can be proposed for preventing an unauthorized access to the system having the above non-volatile semiconductor memory.

**[0043]** Namely, the non-volatile semiconductor

memory stores first and second passwords for protection against the unauthorized access in the password region 11 and in the OTP region 9 respectively. In such a system, as the first stage, a user needs to input a password that is identical to the password stored in the password region 11 of the device. Then the second password, being stored in the OTP region 9, is output from the non-volatile semiconductor memory to the interior of the system when the password input by the user is identical to the password stored in the password region 11.

**[0044]** Furthermore, the user needs to input a password that is identical to the above second password to the system so that the access to the above system can be permitted.

**[0045]** Therefore, according to the above configuration, double passwords can be used in the system including the non-volatile semiconductor memory.

**[0046]** As described above, according to the non-volatile semiconductor memory as an embodiment of the present invention, the security function is improved without enhancement of the circuit scale by utilizing a part of an address signal, being unused in the OTP mode, for the input of a password. Furthermore, an illegal user can not recognize whether the output data is proper or not because dummy data is output when the password input from the outside is incorrect. Thus, since the non-volatile semiconductor memory according to the embodiment of the present invention can make it more difficult for the user to determine whether the password input by the user is correct or not, the device can improve the security function in this way too.

**[0047]** The present invention is not limited to the specifically disclosed embodiment, and variations and modifications may be made without departing from the scope of the present invention.

**[0048]** The present application is based on Japanese priority application No.11-264429 filed on September 17, 1999, the entire contents of which are hereby incorporated by reference.

## Claims

1. A non-volatile semiconductor memory comprising:

a certification data storage portion storing certification data;  
a password storage portion storing a password;  
a decision circuit deciding whether a password included in an address signal is identical to the password stored in said password storage portion; and  
an output control portion controlling readout of the certification data from said certification data storage portion according to a decision by said decision circuit.

2. The non-volatile semiconductor memory as claimed in claim 1, wherein:

said output control portion outputs the certification data read out according to an address, being included in said address signal, on said certification data storage portion in case that said decision circuit decides that the password included in said address signal is identical to the password stored in said password storage portion.

3. The non-volatile semiconductor memory as claimed in claim 1, wherein:

said password storage portion shares a column address with said certification data storage portion.

4. The non-volatile semiconductor memory as claimed in claim 1, further comprising a main memory region, wherein:

said certification data storage portion includes a memory cell array joined to said main memory region.

5. The non-volatile semiconductor memory as claimed in claim 1, wherein:

said password storage portion stores a plurality of passwords corresponding respectively to column addresses supplied to said certification data storage portion.

6. The non-volatile semiconductor memory as claimed in claim 1, wherein:

the password included in said address signal is formed in a part of said address signal, the part being unused for accessing said certification data storage portion.

7. The non-volatile semiconductor memory as claimed in claim 1, wherein:

at the least said password storage portion and said certification data storage portion have an identical memory cell array structure;  
a bit line included in said password storage portion is connected to said decision circuit; and  
a bit line included in said certification data storage portion is connected to said output control portion.

8. The non-volatile semiconductor memory as claimed in claim 1, wherein:

said certification data storage portion stores a second password for protection of a system including said non-volatile semiconductor memory.

5

9. The non-volatile semiconductor memory as claimed in claim 1, wherein:

said output control portion outputs dummy data in case that said decision circuit decides that the password included in said address signal is not identical to the password stored in said password storage portion.

10

10. The non-volatile semiconductor memory as claimed in claim 9, further comprising a dummy data generating circuit for generating random data supplied as said dummy data to said output control portion.

15

20

25

30

35


40



45

50

55

FIG. 1







**FIG. 3**




FIG. 4





FIG. 5





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 00 10 5982

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	WO 91 19067 A (DALLAS SEMICONDUCTOR) 12 December 1991 (1991-12-12) * page 10, line 15 - page 11, line 4; claim 5; figure 7 * * page 31, line 6 - line 10; figure 20 * * page 37, line 23 - line 25 * ---	1-3,5, 8-10	G11C16/22 G11C16/20 G11C8/00 G06F12/14
A	DE 196 12 439 A (SIEMENS AG) 2 October 1997 (1997-10-02) * column 6, line 47 - column 8, line 47; figures 3-7 * ---	1,2,4,5	
A	PATENT ABSTRACTS OF JAPAN vol. 1995, no. 10, 30 November 1995 (1995-11-30) & JP 07 175725 A (HITACHI MAXELL LTD), 14 July 1995 (1995-07-14) * abstract * & US 5 974 513 A (MATSUO ET AL) 26 October 1999 (1999-10-26) * column 3, line 10 - column 8, line 59; figures 1-8 * ---	1-4,7	
A	US 5 881 002 A (HAMAKAWA AKIRA) 9 March 1999 (1999-03-09) * column 13, line 26 - column 14, line 24; figure 13 * -----	1,7	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.7) G11C
Place of search <b>THE HAGUE</b>		Date of completion of the search <b>10 January 2001</b>	Examiner <b>Cummings, A</b>
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ..... & : member of the same patent family, corresponding document	

EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 10 5982

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

10-01-2001

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9119067 A	12-12-1991	US 5206905 A	27-04-1993
		US 5226137 A	06-07-1993
		US 5506991 A	09-04-1996
		US 6036101 A	14-03-2000
		US 6035382 A	07-03-2000
		US 6112275 A	29-08-2000
		US 6016255 A	18-01-2000
		US 5517015 A	14-05-1996
		US 5619066 A	08-04-1997
		US 5761697 A	02-06-1998
		US 6122704 A	19-09-2000
		US 5603000 A	11-02-1997
		US 5787498 A	28-07-1998
		US 5306961 A	26-04-1994
DE 19612439 A	02-10-1997	AT 193783 T	15-06-2000
		BR 9708365 A	03-08-1999
		CN 1214793 A	21-04-1999
		WO 9737352 A	09-10-1997
		DE 59701848 D	13-07-2000
		EP 0890172 A	13-01-1999
		ES 2148963 T	16-10-2000
		JP 11507164 T	22-06-1999
		US 6034902 A	07-03-2000
JP 07175725 A	14-07-1995	CN 1117641 A,B	28-02-1996
		US 5974513 A	26-10-1999
US 5881002 A	09-03-1999	JP 11110293 A	23-04-1999